Accelerator™ - A New Design Platform for High Performance Digital AC Servo Motor Drives

Abstract
This paper discusses issues and limitations of conventional digital servo drives and introduces Accelerator™, a new design platform. The high performance design platform utilizes a dedicated hardware control system architecture based on a Configurable Control Engine that contains reusable IP-Cores (Intellectual Property Cores). Additional features of the design platform include optimized coupling of the Configurable Control Engine with the high voltage analog ICs, power switches and sensors. User benefits include higher performance, reduced design cycle time, increased design re-use, and improved portability.

“Reusable IP-Cores are parameter driven fully functional modules that come with documentation, data-sheet and sometimes test procedure, and can take the form of a synthesizable VHDL or Verilog code.”(1)

Introduction
The Digital Signal Processor (DSP) or Microcontroller has recently found wide use in implementing digital motor controls. Applications vary from low performance appliance AC inverter drives to high performance servo drives. However AC drive torque control requires regulating the motor current with control loops timed in tens of microseconds and speed control loop execution in hundreds of microseconds. Thus implementation of current loop and PWM control is still tied to analog power management and digital hardware peripheral circuitry (2). For increased performance, digital loop closure is sometimes controlled by separate ASIC which provides the digital hardware peripheral function.

Aerospace power-by-wire flight control is an example of how high performance servos are now being developed. They require faster, lighter, more compact motors with higher utilization of their peak torque capabilities. Digital drive control algorithms are required which execute with greater precision and speed while high voltage analog power management becomes more time-critical. As the performance envelope is pushed further, new issues and challenges arise:

1) Critical timing routines such as dead time compensation require tight execution of gate drive control routines with nanosecond resolution, which can be an issue for DSPs operating alone.

2) Assembly language, often required to perform these time-critical functions, lengthens development time due to its cryptic nature, is not self-documenting, and is difficult to test fully. Maintenance cost also increases exponentially as code size increases.

3) Additional functions and features, such as support for sensors with unique interface requirements, high-speed communication interfaces, etc. are difficult to support with commercially available DSPs.

Although the designer may first be tempted to simply add ASICs to the DSP or Microcontroller, the added hardware creates added complexity with more interconnections, and support infrastructure, resulting in unpredictable system performance and reduced reliability.

Motion specific DSPs are becoming popular solution in today’s AC drives. However, high performance servo applications often require a variety of position feedback devices, different modulation schemes, and different current feedback sampling schemes and it is difficult to find Motion Specific DSPs to satisfy all useful combinations.

In search of a better solution, a new design platform is proposed for high-speed servo control. This new design platform uses a “Configurable Control Engine” (CCE), a dedicated hardware signal processing IC pre-configured with modular Verilog™ code-blocks that are designed specifically for servo motor control. This solution provides high performance torque/speed control capability and eliminates traditional syntactical language programming, instead using graphical control block design entry. Using this “configure-and-go” approach, servo designers can now perform hardware-in-the-loop simulation of their trial algorithms in a matter of hours …. before committing to a specific implementation. Details of this new design platform along with an efficient algorithm development process are discussed below.

The Traditional Approach
Most modern digital closed loop servo motor drive systems are implemented by analog or dedicated ASIC control of inner loop functions. Typically, servo control functions are divided into tasks running at different update rates depending on the required bandwidth and nature of processing priority. In a DSP
or Microcontroller, these tasks are coordinated and synchronized by a multitasking operating system using an interrupt structure.

Figure 1 shows a typical structure of servo drive system in terms of function. In this machine, functional elements dealing with control of the power silicon switches and diagnostic feedback require fast update rate and real-time processing. These elements typically interface directly with a dedicated motion peripheral ASIC which requires specific coding unique to that peripheral hardware and to the interrupt structure inside the DSP or Microcontroller.

![Figure 1. Conventional Servo Motor Drive Functional Partitions](image)

In cascade motor control architecture, tasks that are far apart from the machine side and close to the host communication or man-machine interface side require less frequent update and slower processing. However, they require more memory and data traffic. Torque regulation is the fastest machine control action, and needs to be much quicker than the speed of the motor shaft, requiring accurate timing resolution of digital events down to tens of nanoseconds. Controlling torque also requires shorter but much faster computation update rates to sustain the closed loop bandwidth and increasingly faster machine dynamics. For today’s high performance servo system, in order to achieve 5kHz torque bandwidth, the torque control loop cycle rate needs to be about 20 microseconds. This must include sensor data acquisition, computation of new outputs, signal propagation, and power switching (including dead time).

The integral of torque is speed and the integral of speed is position, and the integral of power results in motor temperature rise. Because of this “nesting” arrangement of physical motor parameters, each parameter requires different speed of processing. It is typical that a real-time multi-tasking operating system is used, and as performance demands increase, a single DSP or Microcontroller has difficulty dealing with all the context switching required to perform these diverse tasks, which means that the designer must set up complex priority schemes and optimization criteria for each task, obfuscating the code and placing a performance penalty on system.

On the machine side, the interface between the power management peripheral and the gate driver ICs and sensors is very important as shown in Figure 1. More advanced dead time compensation, close monitoring of temperature rise of power devices, accurate motor phase voltage and current feedback sensing, and diagnostic and protection features are all essential in a high performance servo drive.

The central issue with today’s commercial DSP products is that in trying to cover needs for the broad spectrum of applications, they fail to satisfy any particular application’s needs well. It is impossible to achieve both levels of functionality shown in Figure 1 with one DSP or Microcontroller at a high level of
performance. The DSP is simply not flexible enough to handle a range of functions such as control of specific motion peripherals and high-speed communication module that would be economical enough for a commercial product.

The New Accelerator™ Servo Drive Development System

The initial implementation of the Accelerator™ design platform is the Accelerator™ Servo Drive Development System shown in block diagram form in Figure 2. Accelerator™ Servo Drive Development System is a revolutionary new approach utilizing hardware Configurable Control Engine with performance approaching analog system while providing the flexibility of digital system.

The heart of the Accelerator™ Servo Drive Development System is the Configurable Control Engine (CCE) designed using Verilog™ hardware descriptive language aimed at time critical high performance motion control algorithm design such as Field Orientation Control for permanent magnet, and induction machines, and high precision torque and velocity control. Control algorithms are designed using graphical control blocks instead of the traditional text editing method. Now the designs revolve around the control engineers rather than the coding techniques of the software engineers. After evaluation and simulation, the design output is directly downloaded into the CCE, which is an FPGA, to configure the Control Engine’s functionality. Due to hardware execution of control tasks, computation speed outperforms traditional DSPs by more than twenty times (based on 1.5usec execution time at 20KHz carrier frequency using double edge sampling Asynchronous PWM).

The Accelerator™ Servo Drive Development System design flow (see figure 3 below) provides a smooth, and integrated environment for configuring the Control Engine’s functionality for developing servo control algorithms. It is beneficial and convenient that these algorithms are defined on the same development system as the actual motor control hardware (analog high voltage power management silicon and power switches).
The power of Accelerator™ rests upon the relatively recent convergence of three critical technologies:

1) The use of dedicated parallel signal processing afforded by the powerful, high speed Configurable Control Engine.

2) The Accelerator™ Servo Toolbox with Control Block Library and Matlab™ file to Verilog™ code Porter (MVP™). This tool is a unique porting tool that inputs Matlab™/Simulink™ design file and converts to Verilog™ code. These design tools are the key to simplifying the whole design process, and enable graphic design entry as opposed to text language design entry. Direct power electronics device association is provided in library form via unique selectable motion peripheral circuit modules so that user can choose the best fit one to his needs. Current sensing interface module, encoder feedback module, and PWM waveform generator are examples of unique motion peripheral modules. If needed, users can also create unique peripheral blocks based on Verilog™ code and add to the existing Accelerator™ Control Block library.

3) The use of IR’s advanced high voltage IC process (HVIC) power management ICs, used for efficient level-shifted gate drive and sensor signal processing, and switching power silicon (IGBTs and MOSFETs), optimized for motor control.

Advantages of FPGA Based Design and the use of IP-Cores:

- **Performance (speed) advantage due to hardware approach**

  High Speed PWM control requires precise and fast timing that is implemented in hardware rather than in software, hence the use of FPGAs is recommended. With FPGAs, latency and execution time are only affected by hardware propagation and do not vary as is the case with sequential instruction machines (either Von Neumann or Harvard style) such as the DSP. FPGAs have a 20 to 40X factor in speed advantages over DSPs. Using this advantage, computation speed of the whole current control routine is completed in 1.5 microseconds enabling faster execution of more complex algorithms. The resulting torque control loop response bandwidth thus reaches 5kHz at –3dB point. High bandwidth torque control allows interfacing with newer low inductance servomotors such as high speed, low inertia, and linear motors in order to achieve less harmonic current ripple.

- **Improved determinism due to better timing resolution**

  Due to the direct implementation of algorithms using FPGAs executing register hardware transfers instead of sequential instruction interpretation and execution, execution occurs with better resolution and loops complete with better determinism. The improved digital timing resolution of FPGAs allows higher carrier frequencies to be used, giving the designer more flexibility in his choice (multiple frequencies, for example, can be used to pinpoint/diagnose motor drive problems). One implication of this at the system level is that behavioral simulations can be done which treat the motor and drive more as an ideal torque amplifier, and speed up the process of motion algorithm development, while reducing the amount of design “churning” that is typically required when a software based methodology is used.

- **Enhanced reliability due to integrated test/validation tools**

  It is unfortunately true that errors can creep into a design anywhere in the process, but especially at points where design translation occurs or where tools are changed. Accelerator™ starts with an a-priori proven set of motion routines and control blocks, and since it provides an integrated development and test environment, test vectors used to validate the specification and system functional behavior are similar to those used to validate the Verilog™ code as well as the post layout netlist. This common platform and test/metric reduces errors, while shrinking development time and improving system reliability. An Auto-Test Vector Generator tool is now under development.

- **Optimization of function due to customization of the hardware**

  The modern FPGA can be thought of as a completely custom hardware block with the facility and capability to handle complex real-time digital signal processing tasks, utilizing parallel multiply/accumulate function blocks as well as traditional combinational logic blocks, and communication functions. Accelerator™ provides users with the specific building blocks needed to implement complex servo drive designs, which soon will be available by simply down-loading them over the internet and integrating them into their designs. This ease of integration is made possible by the use of common standards across the various EDA editors and synthesis/simulation tools and by the use of the Accelerator™ MVP Porter which helps free users from errors in hand translating/compiling and allows designs to become more portable.

- **Quick Design Time and short time to market**

  Use of Accelerator™ with pre-developed, servo-optimized IP-Cores significantly reduces the amount of time needed to develop a complete product-ready drive. By virtually eliminating intermediate breadboarding and prototyping steps, Accelerator allows designers to converge quickly on a working system. Accelerator™ HDL-compliant tools support the same constructs enjoyed by CSoftware Engineers, namely parameter driven modules, top-down and bottom up design flow, and reusable code.
Designers are thus allowed to focus on the actual application at hand earlier in the development cycle, allowing them to create and refine system level algorithms. Thus extra effort on poorly integrated development tools is avoided and worrying about details of dead time compensation, power switch diagnostics, etc, is delayed until desired system level behavior is achieved.

Accelerator™ is a useful example of a high performance drive...approaching the analog servo amplifier in performance, while providing a virtual platform on which to try new ideas prior to committing to hardware.

- Increased Power

Often designers are required to use direct hardware control of control tasks that cannot be done as efficiently with DSP as with dedicated hardware. Accelerator™’s FPGA provides the increased speed needed for these tasks, without needing a DSP or an added ASIC. Now, tasks such as multi-axis, multi-loop control, advanced power management or component protection/diagnostics, system/sensor/output integrity checking, failure response/redundancy management, etc. can be integrated into the same chip containing the primary control loops for a total monolithic control solution in hardware. The current torque control loop requires only about ½ the total resources available on-chip.

**Accelerator™ Development System Hardware Construction**

Figure 4 shows the Accelerator™ Servo Drive Development System circuit cards which can handle up to 2kW output with 300%/1 second overload and with 230V/7Arms continuous power rating. Position feedback is performed using a 12 bit incremental encoder with index marker pulse. Input voltage can be AC115V or AC230V and either single phase or three-phase configuration. The system is equipped with a variety of protection and diagnostic circuitry including over-current/short circuit protection circuit, over-temperature protection circuit, and over-voltage protection circuit.

The power management and signal processing circuit utilizes the latest motor drive chip set from International Rectifier yielding an overall circuit and layout that is very simple and compact on two boards as shown in Figure 4. The BrainPower™ board contains the FPGA (Configurable Control Engine), pre-configuration with hardware torque and PWM control, IGBT power module, HVIC gate drive IC (IR2137), and current sensing IC (IR217x), encoder interface circuit, and fly-back power supply.

The system comes with complete schematics and bill of materials. The board layout database file is also available for the users to modify and create unique versions of the PCB, and thus help reduce hardware prototyping effort.

The BrainPower™ connects at it’s base to the IGBT module, rated at 600V/30A, with industry standard ECONO-PIM2 module form factor which has International Rectifier’s latest high performance power silicon, including six IGBTs/FREDs, input diode rectifier (six diodes), and brake IGBT/FRED. The module also contains a thermistor for over-temperature protection. The gate drive is based on International Rectifier’s 3-phase high voltage gate driver IC, the IR2137, which has a built-in over-current protection circuit on the chip for higher overload rating needed by high performance servo systems. The FPGA on the BrainPower™ board is pre-configured to execute FOC torque control, and contains the essential real-time control executive for efficient parallel hardware motor.
control. The FPGA also contains the user-defined set of IP-Core peripherals required for his particular application (see discussion below for details).

The second board is the BrainBuster™ board, which contains DSP (TMS320C6211), FPGA, Flash memories, SDRAMs, 8 channel A/D, and 4 channel D/A. The FPGA on the BrainBuster™ board is pre-configured with the QSPI (Queued SPI) serial interface module, RS232C module, and optional encoder interface. This board is designed to implement computational, memory intensive, and supervisory tasks such as velocity and position coordinate control, and motion profiling, handle user interface I/O and communications. The board-to-board torque command and loop closure interface is a high speed, galvanic isolated SPI interface. Torque commands are sent to the BrainPower™ board, and current and encoder feedback is received at a 300usec update rate which far exceeds requirements for a single axis of control. A future version will exist for the BrianPower™ board to run in stand-alone velocity and torque mode with just the Host PC present.

**Accelerator™ Control Diagram**

Figure 5 shows the basic block diagram of hardware torque control implemented in the FPGA on the BrainPower™ board. The FPGA fully implements closed loop Field Oriented Control using the Space Vector Pulse Width Modulation technique for more effective utilization of the motor’s full torque range.

**BrainProber™ Configurator and Performance Monitor**

There are two levels of programming and configuration ability in the development system. The first level provides the capability to make live configuration and tuning parameter changes without changing control structure using the standard development tools. These changes are initiated through the BrainProber™ graphic user interface program (Figure 6), which is supplied with the Accelerator™ development system. With the BrainProber™, the following parameters and hardware can be configured and changed:

- PWM method and carrier frequency;
- Dead time;
- Tuning parameters of torque and velocity regulators;
- Encoder line count and Hall indexing data;
- Motor parameters and ratings that can be loaded from a pre-established configuration file.
The second level of configuration (described in detail below) involves structure change of the closed loop control embedded in the CCE. A couple of examples include adding slip gain feed forward blocks, and replacing the encoder position feedback interface unit with resolver feedback interface unit.

In addition, the BrainProber™ provides a virtual two-channel scope on the PC that allows real-time signal monitoring of the important test points and variables within the servo drive.

**Accelerator™ Graphical Configuration Language Using Control Block Library**

Accelerator™ system configuration is very different from traditional programming of DSP or Microcontroller. Traditional programming methods required for coding high speed timing loops usually require programming in assembly language which takes significant software engineering skills, as well as detailed knowledge of the instruction set, addressing mode, and register structure of the particular DSP or Microcontroller.

The Accelerator™ coding method is focused more on algorithm function and less on the hardware implementation or programming process details. Unlike traditional DSP or Microcontroller programming, it does not require specific knowledge of programming and/or unique hardware structure of FPGA device. It basically consists of Matlab™/Simulink™ in conjunction with the Accelerator™ ToolBox. The motion control algorithm is described by graphical control block language, and the design is entered through graphical Simulink™ environment by selecting and interconnecting elements from the Accelerator Control Block Library. Graphical editing of control blocks is very similar to the block diagram shown in Figure 4. Once a design is entered, it will directly compile into Verilog™ code followed by synthesis of object code targeted for the FPGA. Final hardware implementation code is then downloaded from the PC into the FPGA and the BrainPower™ board becomes...
ready for testing with the real motor. If simulation is desired prior to real hardware based testing, Verilog™ simulation can be performed using ModelSim™. The Accelerator™ design platform will soon also provide a Verilog™ simulation model for AC permanent magnet motors in order to support whole motor drive simulation in the HDL language environment.

Accelerator™’s BrainProber™ graphical based configurator and scope tool is much like a conventional lab analyzer or oscilloscope that allows users to be up and running literally “out of the box”.

### Traditional Design

- Conceptual Design: 8 man-week
- Motion Peripheral Software Design: 13 man-week
- User Interface/Communication Software Design: 23 man-week
- System Integration: 24 man-week
- Total Man Power = 124 man-week

### Accelerator™ Design

- Conceptual Design: 1 man-week
- Control Algorithm Design: 6 man-week
- Hardware / Mechanical Design: 25 man-week
- User Interface/Communication Software Design: 23 man-week
- System Integration: 12 man-week
- Total Man Power = 51 man-week

### Figure 7. Servo Drive system design process comparison

Due to the architectural openness and ease of design process flow of Accelerator™ system, simplification and reduction of design effort are achievable in all phases of development compared to traditional design process. Based on prior experience, control software development and hardware/mechanical design efforts can be reduced by a factor of 5, and the final system integration effort can be reduced to half of that of traditional design process.

The control algorithm design flow, for example, is simple and straightforward. It consists of three processes – graphic design entry, synthesizing, and download/testing with a real motor drive system. Design tools are all coordinated and smoothly tied together, starting with Matlab/Simulink™ for graphical design entry, and including Synplicity™ for synthesizing, and ModelSim™ for simulation. These tools are available in the public domain, and Accelerator™ Servo ToolBox blends with them to create a customized servo design platform.

Because the Accelerator™ design methodology is based on hardware independence of the design platform, the user does not need to know any (DSP) specific machine language or (DSP) architecture in order to enter the design. Thus, the designer can focus on control algorithm development rather than spending time learning cryptic machine language.

The Accelerator™ Servo ToolBox contains a collection of primitive control blocks called the Control Block Library, which are described using pseudo English Language naming convention. Summing_Junction, Comparator, Amplifier, Proportional_plus_Integral, Vector_Rotate, PWM, QSPI (Queued SPI serial communication interface) are just few examples. Some are hardware and special function related blocks such as Encoder_Interface, PWM, and QSPI. All blocks are written in Verilog™ hardware description language. Each block performs a unique control function and its functionality is well defined, and it has been fully tested beforehand. The designer simply
selects blocks according to desired motion control function and connects each block by signaling paths to form the final control system. When new blocks are required, there is an easy procedure to allow user to create new block module. This new block creation is done within the Verilog environment. Figure 8 illustrates the use of Accelerator™ Motion ToolBox in conjunction with the Matlab™/Simulink™ graphical editor.

**Figure 8** Accelerator™ Control Block Library

**Accelerator™ Block**

**Traditional Programming Block**

<table>
<thead>
<tr>
<th>Lag:</th>
<th>pshm</th>
<th>d,e</th>
<th>save context</th>
</tr>
</thead>
<tbody>
<tr>
<td>ldd</td>
<td>_lqstarAbs</td>
<td>In(n) = abs(lqstar)</td>
<td></td>
</tr>
<tr>
<td>lde</td>
<td>_LastlqContIn</td>
<td>Ready In(n-1)</td>
<td></td>
</tr>
<tr>
<td>std</td>
<td>_LastlqContIn</td>
<td>Save new as last</td>
<td></td>
</tr>
<tr>
<td>ade</td>
<td>In(n) + In(n-1)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>clrd</td>
<td>Zero low</td>
<td></td>
<td></td>
</tr>
<tr>
<td>lsr</td>
<td>[In(n) + In(n-1)]/2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rord</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>subd</td>
<td>_iqCont+2</td>
<td>Out(n-1)</td>
<td></td>
</tr>
<tr>
<td>sbce</td>
<td>_iqCont</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ldd</td>
<td>#IQ_CONT_ALPHA</td>
<td><em>(2</em>alpha)</td>
<td></td>
</tr>
<tr>
<td>fmuls</td>
<td>_iqCont+2</td>
<td>Out(n-1)</td>
<td></td>
</tr>
<tr>
<td>addd</td>
<td>_iqCont</td>
<td>Set Out(n)</td>
<td></td>
</tr>
<tr>
<td>adce</td>
<td>_iqCont</td>
<td></td>
<td></td>
</tr>
<tr>
<td>sted</td>
<td>_iqCont</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pulm</td>
<td>d,e</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rts</td>
<td></td>
<td>Done</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 9.** Accelerator Motion Block
The Accelerator™ Control Block Library includes several control blocks, which are functionally independent and ready for construction of specific control system functionality by using the building block approach.

Figure 9 shows a programming example of a lag block, which is frequently used in the motor drive control system. In this example, Motorola’s Microcontroller, MC68HC16, is used to represent the traditional programming approach. The Microcontroller instruction set is obviously cryptic and the user has to completely understand its function before he begins to use it, requiring expertise in programming technique and discipline in code documentation. This takes time away from the “real” task of defining the control algorithm and signal processing of the closed loop digital system.

A lag block, created using Accelerator™ Servo ToolBox, is provided for comparison to the cryptic coded version. This is an independent control block with clear definition of input and output with data range resolution specification. The significance of eliminating conventional programming is that it not only simplifies the design phase but also for code maintenance and functional upgrade in the future.

Accelerator™ system simulation

Accelerator™ has the ability to perform Hardware-in-the-Loop Simulation. This is a powerful new method of reducing initial prototyping effort since it enables the design team to develop and check out their control algorithm at a conceptual level prior to committing to a hardware implementation. Thus, a high degree of flexibility is maintained at the front end of the development effort where it is needed the most. The Accelerator™ CCE, with its fast, parallel hardware execution, is required to achieve the high level of performance required to perform this kind of simulation, whereas DSPs are not fast enough.

The simulation process in Accelerator™ system is smoothly integrated into the whole process of servo drive development unlike approaches traditionally used. The designer does not have to create a parallel simulation path to the real drive system development, and go back and forth between simulation and real drive system to test functionality and performance for design verification. Figure 10 shows the Accelerator™ algorithm development flow to illustrate integral simulation.

Design entry is done only once through Matlab/Simulink™ at the beginning of design. The design database is carried throughout the process for both synthesis and simulation, all the way to the end of design. Thus the designer does not need to worry about data consistency and coherence as the design progresses.
through the different levels of representation. The design data, which is Verilog™ code, can be downloaded directly into the FPGA in the Accelerator™ system followed by real motor drive testing.

ASIC conversion has become popular thanks to significant cost reduction in per unit gate. Verilog™ is a common high-level descriptive language used to describe ASIC designs regardless of standard-cell or gate array platform. However, the difficulty lies in test coverage and fault grading provided by test vectors. As shown in Figure 10, Accelerator™ development system will soon include Automated Stimulus Test Vector Generator tool, which works with Matlab™/Simulink™ simulation. This will simplify ASIC conversion process if and when user decides to build a unique motion ASIC since no additional effort is required for conversion from FPGA in terms of test vector generation.

Application expansion of Accelerator™ system and future direction

Although the Accelerator™ Servo Drive Development System is pre-configured for a permanent magnet AC servo motor drive system, it can easily accommodate other algorithms and applications due to its flexibility and expandability. Induction machine closed loop vector control, for example, can easily be implemented without major development effort. Adding feed-forward slip gain block followed by an integrator to drive vector rotators can be done by simply rearranging control blocks on the graphic editor. Since induction machine field orientation control scheme is also based on hardware torque control, very high bandwidth and high-speed operation can be achieved with only a small amount of development effort.

The future roadmap for Accelerator™ lies in two main areas. One area is algorithm expansion capability and the other is enhancement in design tools. Expansion of unique control blocks such as Resolver interface, and Space Vector PWM block are a few examples of future expansion of control blocks. Simulation capability will be enhanced by the addition of PM machine model in Verilog™ code such that complete simulation and emulation can be achieved on the silicon. The other area is focused on enhanced and refined power electronic control, which will include power quality, advanced sensing techniques, and incorporation of new high voltage ICs, and new power switches from International Rectifier.

Accelerator™ User Group

Since the Accelerator™ system is open system, International Rectifier also plans to organize a user group society for advanced motion system based

References:
1) A VHDL Based Methodology to Develop High Performance Servo Drivers. Julio Pementel, Huang Le-Hoy, Laval University.
2) A novel Approach to Induction Motor Controller Design and Implementation. A. Aounls, M. McCormick, M. Cirstea, De Montfort University