INTRODUCTION

The purpose of this paper is to highlight the most common subjects driving a half bridge power stage in motor drive applications (with monolithic IC gate driver) and to suggest appropriate solutions to solve the issues.

In the following sections different topics are discussed: the sizing of some fundamental components, as bootstrap circuit and on/off gate resistors; the half bridge parasitic elements are presented with their effects and some possible solutions are proposed. In the end section some layout tips are presented.

All the situations and the solutions proposed are, unless otherwise specified, for a typical IR monolithic gate driver with floating bootstrap supply.

BOOTSTRAP CIRCUIT

The bootstrap supply is formed by a diode and a capacitor connected as in figure 1.

This method has the advantage of being simple and low cost but may force some limitations on duty-cycle and on-time since they are limited by the requirement to refresh the charge in the bootstrap capacitor.

Proper capacitor choice can reduce drastically these limitations.

Bootstrap capacitor sizing

To size the bootstrap capacitor, the first step is to establish the minimum voltage drop ($\Delta V_{BS}$) that we have to guarantee when the high side IGBT is on. If $V_{GE_{min}}$ is the minimum gate emitter voltage to maintain, the voltage drop must be:

$$\Delta V_{BS} \leq V_{CC} - V_F - V_{GE_{min}} - V_{CE_{on}}$$

under the condition:

$$V_{GE_{min}} > V_{BS_{UV}}$$

where $V_{CC}$ is the IC voltage supply, $V_F$ is bootstrap diode forward voltage, $V_{CE_{on}}$ is emitter-collector voltage of low side IGBT and $V_{BS_{UV}}$ is the high-side supply undervoltage negative going threshold.

Now we must consider the influencing factors contributing $V_{BS}$ to decrease:

- IGBT turn on required Gate charge ($Q_g$);
- IGBT gate-source leakage current ($I_{Lk_{GE}}$);
- Floating section quiescent current ($I_{QBS}$);
- Floating section leakage current ($I_{LK}$);
- Bootstrap diode leakage current ($I_{Lk_{DIODE}}$);
- Desat diode bias when on ($I_{DS}$);
- Charge required by the internal level shifters ($Q_{LS}$);
- Bootstrap capacitor leakage current ($I_{Lk_{CAP}}$);
- High side on time ($T_{HON}$).

$I_{Lk_{CAP}}$ is only relevant when using an electrolytic capacitor and can be ignored if other types of capacitors are used. It is strongly recommend using at least one low ESR ceramic.
capacitor (paralleling electrolytic and low ESR ceramic may result in an efficient solution).

Then we have:

\[
Q_{TOT} = Q_g + Q_{LS} + (I_{LK,GE} + I_{BS} + I_{LK,DIODE} + I_{LK,CAP} + I_{DS-}) \times T_{HON}
\]

The minimum size of bootstrap capacitor is:

\[
C_{BOOT, min} = \frac{Q_{TOT}}{\Delta V_{BS}}
\]

An example follows:

a) using a 25A @ 125C IGBT (IRGP30B120KD) and a high voltage half-bridge gate driver (IR2214):

- \( I_{BS} = 800 \mu A \) (Datasheet IR2214);
- \( I_{LK} = 50 \mu A \) (Datasheet IR2214);
- \( Q_{LS} = 20 nC; Q_g = 160 nC \) (Datasheet IRGP30B120KD);
- \( I_{LK,GE} = 100 nA \) (Datasheet IRGP30B120KD);
- \( I_{LK,DIODE} = 100 \mu A \) (with reverse recovery time <100 ns);
- \( I_{LK,CAP} = 0 \) (neglected for ceramic capacitor);
- \( I_{DS-} = 150 \mu A \) (Datasheet IR2214);
- \( T_{HON} = 100 \mu s \).

And:

- \( V_{CC} = 15 V \)
- \( V_F = 1 V \)
- \( V_{GEmax} = 3.1 V \)
- \( V_{GEmn} = 10.5 V \)

the maximum voltage drop \( \Delta V_{BS} \) becomes

\[
\Delta V_{BS} \leq V_{CC} - V_F - V_{GEmn} - V_{GEmax} = 15V - 1V - 10.5V - 3.1V = 0.4V
\]

And the bootstrap capacitor is:

\[
C_{BOOT} \geq \frac{290 \, nC}{0.4 \, V} = 725 \, nF
\]

Notes:

1. Here above VCC has been chosen to be 15V. Some IGBTs may require higher supply to properly work with the bootstrap technique. Also Vcc variations must be accounted in the above formulas.

2. This kind of bootstrap sizing approach does not take into account neither the duty cycle of the PWM, nor the fundamental frequency of the current. It considers only the amount of charge that is needed when the high voltage side of the driver is floating and IGBT gate is driven once.

Considerations on PWM duty cycle, kind of modulation (six-step, 12-step, sine-wave) must be considered with their own peculiarity to achieve best bootstrap circuit sizing.
b. Bootstrap Resistor

A resistor \( R_{\text{boot}} \) is placed in series with bootstrap diode (see figure 1) so to limit the current when the bootstrap capacitor is initially charged. The choice of bootstrap resistor is strictly related to \( V_{BS} \) time-constant. The minimum on time for charging the bootstrap capacitor or for refreshing its charge must be verified against this time-constant.

\[
\frac{ESR}{ESR + R_{\text{BOOT}}} \cdot V_{CC} \leq 3 \, V
\]

Parallel combination of small ceramic and large electrolytic capacitors is normally the best compromise, the first acting as fast charge tank for the gate charge only and limiting the \( dV_{BS}/dt \) by reducing the equivalent resistance, while the second keeps the VBS voltage drop inside the desired \( \Delta V_{BS}^* \).

d. Bootstrap Diode

The diode must have a \( BV > DC+ \) and a fast recovery time \( (trr < 100 \, ns) \) to minimize the amount of charge fed back from the bootstrap capacitor to \( V_{CC} \) supply.

GATE RESISTANCES

The switching speed of the output transistor can be controlled by properly size the resistors controlling the turn-on and turn-off gate current. The following section provides some basic rules for sizing the resistors to obtain the desired switching time and speed by introducing the equivalent output resistance of the gate driver \( (R_{DRp} \text{ and } R_{DRn} \text{ respectively of p and n channel}) \). The examples always use IGBT power transistor.

\[
I_{\text{avg}} = \frac{Q_{gc} + Q_{ge}}{t_{sw}}
\]

and

\[
R_{TOT} = \frac{V_{CC} - V_{ge}^*}{I_{\text{avg}}}
\]

\( Q_{gc} \) and \( Q_{ge} \) indicate the gate to collector and gate to emitter charge respectively.

Sizing the turn-on gate resistor

For the matters of the calculation included hereafter, the switching time \( t_{sw} \) is defined as the time spent to reach the end of the plateau voltage (a total \( Q_{gc} + Q_{ge} \) has been provided to the IGBT gate). To obtain the desired switching time the gate resistance can be sized starting from \( Q_{ge} \) and \( Q_{gc} \), \( V_{CC}, V_{ge}^* \) (see figure 3):

\[
I_{\text{avg}} = \frac{Q_{gc} + Q_{ge}}{t_{sw}}
\]

Gate resistances may be chosen in order to fix either the switching-time or the output voltage slope. Hereafter are presented both the methods.

Switching-time

For the matters of the calculation included hereafter, the switching time \( t_{sw} \) is defined as the time spent to reach the end of the plateau voltage (a total \( Q_{gc} + Q_{ge} \) has been provided to the IGBT gate). To obtain the desired switching time the gate resistance can be sized starting from \( Q_{ge} \) and \( Q_{gc} \), \( V_{CC}, V_{ge}^* \) (see figure 3):

\[
I_{\text{avg}} = \frac{Q_{gc} + Q_{ge}}{t_{sw}}
\]

and

\[
R_{TOT} = \frac{V_{CC} - V_{ge}^*}{I_{\text{avg}}}
\]
Using Monolithic High Voltage Gate Drivers

where $\text{TOT DRp Gon} = R + R$, $\text{R Gon} = \text{gate on-resistor}$ and $\text{RDRp} = \text{driver equivalent on-resistance}$ (from the gate driver datasheet).

Table 1 reports the gate resistance size for two commonly used IGBTs (calculation made using typical datasheet values and assuming $Vcc=15\text{V}$).

**Output voltage slope**

Turn-on gate resistor $RGon$ can be sized to control output slope ($dV_{out}/dt$).

While the output voltage has a non-linear behaviour, the maximum output slope can be approximated by:

$$\frac{dV_{out}}{dt} = \frac{I_{avg}}{C_{RESoff}}$$

inserting the expression yielding $I_{avg}$ and rearranging:

$$R_{TOT} = \frac{Vcc - V_{ge}^*}{C_{RESoff} \cdot \frac{dV_{out}}{dt}}$$

As an example, table 2 shows the sizing of gate resistance to get $dVout/dt = 5\text{V/ns}$ when using two popular IGBTs, typical datasheet values and assuming $Vcc=15\text{V}$.

**Sizing the turn-off gate resistor**

The worst case in sizing the turn-off resistor $R_{Goff}$ is when the collector of the IGBT in off state is forced to commutate by external events.

In this case, $dV/dt$ of the output node induces a parasitic current through $C_{RESoff}$ flowing in $RGoff$ and $RDRn$ (see figure 4).

If the voltage drop at the gate exceeds the threshold voltage of the IGBT, the device may self turn on causing large oscillation and relevant cross conduction.

Hereafter is described how to size the turn-off resistor when the output $dV/dt$ is caused by the companion IGBT turning-on (as shown in figure 4).

Other $dV/dt$ cases may be present and must be taken into account. As an example, the $dV/dt$ generated by long motor cable coupling (high frequency spikes).

For this reason the off-resistance must be properly sized according to the application worst case.

The following equation relates the IGBT gate threshold voltage to the collector $dV/dt$:

$$V_{th} \geq (R_{Goff} + R_{DRn}) \cdot I = (R_{Goff} + R_{DRn}) \cdot C_{RESoff} \frac{dV_{out}}{dt}$$

Rearranging the equation yields:

$$R_{Goff} \leq \frac{V_{th}}{C_{RESoff} \cdot \frac{dV}{dt} - R_{DRn}}$$

As an example, table 3 reports $R_{Goff}$ for two popular IGBT to withstand $dV_{out}/dt = 5\text{V/ns}$.

**NOTES:** The above-described equations are intended to be an approximated way for the gate resistances sizing. More accurate sizing may take into account more precise device

---

**Figure 3:** $R_{Gon}$ sizing

**Figure 4:** $R_{Goff}$ sizing: current path when Low Side is off and High Side turns on
modelling and parasitic component dependent on the PCB and power section layout and related connections.

Another way to size the gate resistors is following power dissipation constraints. This way is not investigated here.

'1This is true under the assumption that gate voltage remains fixed during dV/dt. The result is reasonable whenever CIES is at least two order of magnitude greater than CRES).

**PARASITIC ELEMENT EFFECTS**

In figure 5 a single-phase motor drive power stage and its driver is shown. Some of the characteristics of the driver and the power stage will be analyzed. To properly drive the power stage it is very important to know the effects of inductive parasitic elements. In normal operation mode the fast voltage variations, induced by a fast current change, may influence the gate driver performances.

In presence of high and low power signals both referenced to the same ground, it is important to avoid ground loops on board or ground planes close to the switching portions of the board. This solution reduces the noise coupled to the local ground of the driver. Moreover it is suggested to make star connections between ground pins and board ground for all gate drivers (see layout tips).

**COM below Ground (Vss-COM)**

Low side IGBT is considered to explain COM below Vss event. Figure 6 shows one of the possible configurations of the parasitic elements in the half bridge configuration (here

---

**Table 1: tsw driven R\textsubscript{Gon} sizing (for R\textsubscript{DRp} = 7 \textOmega)**

<table>
<thead>
<tr>
<th>IGBT</th>
<th>Qge</th>
<th>Qgc</th>
<th>Vge*</th>
<th>tsw</th>
<th>lavg</th>
<th>Rtot</th>
<th>R\textsubscript{Gon} \rightarrow \text{std commercial value}</th>
<th>T\textsubscript{sw}</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRGP30B120K(D)</td>
<td>19nC</td>
<td>82nC</td>
<td>9V</td>
<td>40ns</td>
<td>0.25A</td>
<td>24Ω</td>
<td>RTOT - R\textsubscript{DRp} = 17 \textOmega \rightarrow 18 \textOmega</td>
<td>420ns</td>
</tr>
<tr>
<td>IRG4PH30K(D)</td>
<td>10nc</td>
<td>20nC</td>
<td>9V</td>
<td>200ns</td>
<td>0.15A</td>
<td>40Ω</td>
<td>RTOT - R\textsubscript{DRp} = 33 \textOmega</td>
<td>200ns</td>
</tr>
</tbody>
</table>

**Table 2: dV\textsubscript{OUT}/dt driven R\textsubscript{Gon} sizing (for R\textsubscript{DRp} = 7 \textOmega)**

<table>
<thead>
<tr>
<th>IGBT</th>
<th>Qge</th>
<th>Qgc</th>
<th>Vge*</th>
<th>CRE\textsubscript{Off}</th>
<th>Rtot</th>
<th>R\textsubscript{Gon} \rightarrow \text{std commercial value}</th>
<th>dV\textsubscript{Out}/dt</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRGP30B120K(D)</td>
<td>19nC</td>
<td>82nC</td>
<td>9V</td>
<td>85pF</td>
<td>14Ω</td>
<td>RTOT - R\textsubscript{DRp} = 7 \textOmega \rightarrow 8.2 \textOmega</td>
<td>4.5V/\text{ns}</td>
</tr>
<tr>
<td>IRG4PH30K(D)</td>
<td>10nc</td>
<td>20nC</td>
<td>9V</td>
<td>14pF</td>
<td>85Ω</td>
<td>RTOT - R\textsubscript{DRp} = 78 \textOmega \rightarrow 82 \textOmega</td>
<td>5V/\text{ns}</td>
</tr>
</tbody>
</table>

**Table 3: R\textsubscript{Goff} sizing**

<table>
<thead>
<tr>
<th>IGBT</th>
<th>V\text{th(min)}</th>
<th>CRE\textsubscript{Off}</th>
<th>R\textsubscript{Goff}</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRGP30B120K(D)</td>
<td>4</td>
<td>85pF</td>
<td>R\textsubscript{Goff} \leq 4 \textOmega</td>
</tr>
<tr>
<td>IRG4PH30K(D)</td>
<td>3</td>
<td>14pF</td>
<td>R\textsubscript{Goff} \leq 35 \textOmega</td>
</tr>
</tbody>
</table>

---

**Figure 5: Parasitic elements in the power stage**

**Figure 6: Parasitic elements during low-side turn-off**
emitter sense shunt is included for completeness).

Consider to turn off (dotted arrow) the low side IGBT when load current is flowing through it (bold arrow). As the power device turns off the current flowing in the parasitic inductance ($L_{DC-}$) changes rapidly and the induced voltage pushes COM below ground.

The amount of voltage flyback is governed by the well known law:

$$V_{L_{DC-}} = L_{DC-} \cdot \frac{dI_{L_{DC-}}}{dt}.$$ 

This equation relates COM undershoot (strictly dependent on inductance voltage) to the slope of load current.

For this reason, the first solution is to turn off more softly the IGBT, by increasing the low side turn off resistor (respecting the superior limit, see sizing the turn-off gate resistor section), to limit the $dI/dt$.

This solution may be not sufficient when in presence of a phase-DC+ short circuit.

These kind of short circuits are usually broken turning off the low side IGBT. Short circuit detection may react when current has exceeded several times the rated current for normal operation inducing faster current change at turn-off.

In that case the solution shown in figure 7 prevents COM pin to follow IGBT emitter filtering the under-Vss spike.

RCOM should be taken into account when sizing the turn-off resistance (that becomes $R_{GOFF} + R_{COM}$).

RCOM and CCOM sizing establishes the time constant of COM pin that can be set to some hundred of ns.

To avoid noise coupling to VCC size the rule $\frac{C_{COM}}{C_{VCC}} \ll 1$ as required by the application.

NOTES: IGBT short circuit desaturation easily generate high collector $dV/dt$. IGBT gate is pulled above the local supply by the gate-collector stray capacitance.

In some cases (usually when turn-on resistor is low) a fast diode is needed between IGBT gate and local supply to protect the driver output (figure 8).

As an alternative solution a zener clamp can be placed between IGBT gate and emitter. It should be sized accordingly to IGBT gate-emitter absolute maximum ratings.

The advantage of the zener is both to protect the driver output, sinking the current generated by the collector $dV/dt$, and to keep IGBT gate-emitter voltage under control.

This is particularly important during IGBT turn-off after short circuit detection, while IGBT emitter spikes under VSS due to...
DC- stray inductance \( L_{DC} \), see figure 9.

**VS below Ground (Vs-COM/VSS)**

A well known event that triggers Vs to go below Vss or COM is the forward biasing of the low side freewheeling diode. This usually happens when current flows out of the half-bridge towards the load.

In steady state Vs is clamped below Vss of about:

\[
V_{S}^{\text{steady}} - V_{SS} = -V_{FDL} - (R_{SENSE} + R_{DC-}) \cdot I_{LOAD}
\]

And below COM:

\[
V_{S}^{\text{steady]]} - COM = -V_{FDL}
\]

where \( I_{LOAD} \) is positive flowing towards the load.

The maximum voltage difference between Vs and Vss or COM can be found in the datasheet looking for Vs absolute maximum ratings and recommended operating conditions.

Major issues may appear during commutation, just before the freewheeling diode starts clamping.

In this case the inductive parasitic elements shown in figure 10 (\( L_{DC}, L_{L}, \text{and} L_{H} \)) may act pushing down Vs below Vss even more than as above mentioned for steady state condition.

The derivative terms of the following equation may be the highest contribute during commutation transient:

For Vs:

\[
V_{S}^{\text{tran}} - V_{SS} = -V_{FDL} - (R_{SENSE} + R_{DC-}) \cdot I_{L} \]

\[
- (L_{DC-} + L_{L}) \frac{dI_{L}}{dt} - L_{H} \frac{dI_{H}}{dt}
\]

For COM:

\[
V_{S}^{\text{tran}} - COM = -V_{FDL} - L_{L} \frac{dI_{L}}{dt} - L_{H} \frac{dI_{H}}{dt}
\]

In order to reduce the slope of current flowing in the parasitic inductances so to minimize the derivative terms, \( R_{GOFF} \) can be increased, respecting previously discussed constraints (\( R_{GOFF} \) sizing section).

**Resistor between Vs and Vout**

While the above mentioned solution may work in normal operating conditions, it can be not sufficient, as an example, when a short circuit between phase and ground occurs while the high side IGBT is on. Once the high side IGBT has been turned off, the high amount of current that was flowing through it starts flowing through the low-side freewheeling diode.

The high \( \frac{dI_{L}}{dt} \) may even pull VB (the floating stage supply) below ground by means of the bootstrap capacitor. This happens when:

\[
V_{S}^{\text{tran}} - V_{SS} < -V_{CC}
\]

It should be noted that we are considering high frequency events, so that the bootstrap diode may reasonably keep turned off.

Real damage for monolithic ICs is caused by the amount of current stolen from VB pin (via Cboot coupling with VS). In order to minimize this current a resistor (\( R_{VS} \)) can be placed between VS and Vout as shown in figure 11.

Suggested values for \( R_{VS} \) are in the range of some Ohms.

**NOTES:**

1. \( R_{VS} \) works in series to the bootstrap resistor and must be considered in sizing the bootstrap resistance \( R_{BOOT}^{*} = R_{BOOT} + R_{VS} \).
2. It is also important to notice that the current developed across RVS during initial bootstrap charge may be such that a relevant voltage is developed between the high side IGBT emitter and the VS pin. This voltage may be brought to the high side output (usually HO) through the HO-VS ESD protection diode. In this case it must be verified that IGBT gate doesn’t turn on at bootstrap start-up (gate resistor and gate-emitter capacitance help to filter out this pulse). This may cause a short shoot-through at inverter output.

3. RVS takes also part in turn-on \((R_{\text{GON}}+R_{\text{VS}})\) an turn-off resistor sizing \((R_{\text{GOFF}}+R_{\text{VS}})\) as shown in figure 12.

**Figure 11:** \(R_{\text{VS}}\) connection
Clamping diode for Vs

In the previous paragraph it has been supposed that $D_{BOOT}$ keeps switched off considering such events acting at high frequency.

Whenever this assumption is not verified, while $V_s$ follows $V_{OUT}$, $V_B$ can be tied to $V_CC$ by the bootstrap diode. In this case the difference between $V_B$ and $V_S$ should be kept inside the absolute maximum specification (see IC datasheet):

$$V_B - V_S < V_{BS\_abs\_max}$$

In order to keep in specification, a clamp device should be positioned between $V_{SS}$ and $V_S$ as shown in figure 13, where a zener diode and a 600V diode are placed.

Zener voltage must be sized following the rule:

$$V_Z \leq V_{Z\_abs\_max} - V_{CC}$$

In most of the cases the use of a zener is not necessary, and only the HV diode is used.

The clamp must be connected to COM pin (just in some cases to Vss pin) according to device datasheet. This information can be usually found under the absolute maximum ratings.

PCB LAYOUT TIPS

Distance from high to low voltage

To minimize the noise coupled between the signals referred to ground and those floating it’s strongly recommended to place components tied to floating voltage in the high voltage side of device ($V_B$, $V_S$ side) while the other components in the opposite side.

Ground plane

Ground plane must not be placed under or nearby the high voltage floating side to minimize noise coupling.

Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 28 through 35.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_T$</td>
<td>High side floating supply voltage</td>
<td>-0.3</td>
<td>625</td>
<td></td>
</tr>
</tbody>
</table>

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to $V_{SS}$, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OS}$</td>
<td>High side offset voltage</td>
<td>$V_{TH} - 25$</td>
<td>$V_{TH} + 0.3$</td>
<td></td>
</tr>
</tbody>
</table>
Gate drive loops must be placed as close as possible to the device pins (V CC and V SS for the ground tied supply, V B and V S for the floating supply) in order to minimize parasitic inductance/resistance.

**Supply capacitors**

If the output stages are able to quickly turn on IGBT with high value of current, the supply capacitors must be placed as close as possible to the device pins (V CC and V SS for the ground tied supply, V B and V S for the floating supply) in order to minimize parasitic inductance/resistance.

**Gate drive loops**

Current loops behave like an antenna able to receive and transmit EM noise. In order to reduce EM coupling and improve the power switch turn on/off performances, gate drive loops must be reduced as much as possible. Figure 14 shows the high and low side gate loops.

Moreover, current can be injected inside the gate drive loop via the IGBT collector-to-gate parasitic capacitance. The parasitic auto-inductance of the gate loop contributes to develop a voltage across the gate-emitter increasing the possibility of self turn-on effect. For this reason is strongly recommended to place the gate resistances close together and to minimize the loop area (see figure 14).

**Routing and placement example**

We consider, as example, the IR2214 a high voltage and high output current gate driver, see the lead assignments in figure 15.

Figure 16 shows one of the possible layout solutions using a 3 layer PCB. This example takes into account all the previous considerations. Placement and routing for supply capacitors and gate resistances in the high and low voltage side minimize respectively supply path and gate drive loop. The bootstrap diode is placed under the device to have the cathode as close as possible to bootstrap capacitor and the anode far from high voltage and close to V CC.

**Figure 13:** Clamping structure with zener diode

**Figure 14:** gate drive loop

**Figure 15:** IR2214 lead assignments
Using Monolithic High Voltage Gate Drivers

Figure 16(a): TOP

Figure 16(b): BOTTOM

Referred to figure 16:
Bootstrap section: R1, C1, D1
High side gate: R2, R3, R4
High side Desat: D2
Low side supply: C2
Low side gate: R5, R6, R7
Low side Desat: D3

Figure 16(c): Ground plane