

Application Note AN-1029

Optimizing a PCB Layout for an *iPOWIR™* Technology Design

Table of Contents

	Page
Introduction	1
Method	1
Recommended Footprint	1
Placement	1
Electrical	1
Thermal	1
Routing	1
Copper Pour	1
Via Interconnects	2
Via Types	2
Via Placement	2
Final PCB	2
Summary	3

The design of the printed circuit board is a simple but effective means of optimizing the performance of an *iPOWIR™* technology solution. In general, there are a number of issues that need to be considered when designing a power supply layout. This application note describes how to optimize PCB layout for thermal and electrical properties.

This document should be printed in color to best view delineations on graphs.

Optimizing a PCB Layout for an *i*POWIR™ Technology Design

by David Jauregui, International Rectifier

Introduction

Although *i*POWIR™ technology based designs represent a unique class of power solutions, the design of the printed circuit board (PCB) is a simple but effective means of optimizing the performance of an *i*POWIR solution. In general, there are a number of issues that need to be considered when designing a power supply layout. These issues apply to both discrete and *i*POWIR solutions. This application note describes how to optimize the layout for thermal and electrical properties.

Method

Recommended Footprint

An *i*POWIR solution must be mated to the proper PCB footprint. This will ensure good electrical, thermal, and mechanical connections and will assure a reliable product. Land pads on the PCB should be solder mask defined. The solder mask openings for the land pads are typically 80% of the solder ball diameter. This will provide the optimum standoff height¹. Refer to the individual product datasheets for actual pin-out and footprint recommendations.

Placement

Electrical

It is a fundamental design practice to keep the input and output filters close to the power switches in a synchronous buck design. This general rule also applies to designs using *i*POWIR technology (see Figure 1). The advantage of an *i*POWIR solution is that it's not as sensitive to layout conflicts as a discrete solution because it integrates capacitance for the input voltage lines.

*i*POWIR technology integrates high-speed power MOSFETs capable of switching voltages at rates of 2kV/μs. Therefore, input capacitor placement is next in priority after the *i*POWIR block. Minimizing the distance between the bulk input capacitors and the *i*POWIR block

reduces any ringing due to stray inductance during switching.

Output inductor and filter caps placement have the second order of importance. Placement should be relatively close to the *i*POWIR block, but it is not critical.

Thermal

Maintaining adequate distances between heat generating sources is an essential design practice. Knowing exactly how much distance is needed requires characterization and understanding of your thermal environment².

Even though *i*POWIR technology has higher power density than a discrete solution, it does not allow for higher dissipation density on your PCB design. For example, if an *i*POWIR solution dissipating 5W will replace a discrete solution dissipating 5W, then the same amount of thermal mass and dissipation density is required in the PCB design (this assumes the PCB could only dissipate 5W and has no design margin).

Routing

*i*POWIR technology products dissipate most of their heat through the PCB connection. Very little will dissipate off the top of the device. Therefore, it is critical that the PCB design be optimized to conduct heat.

Copper Pour

Use the following steps when designing the copper layers in your PCB design. Refer to Figure 1 for details:

1. Use large copper planes as interconnects between common-node solder balls instead of traces.
2. Do not use thermal reliefs.
3. Expand the copper on the high current nodes³ wherever possible and mirror the layout to other layers. This will help increase the surface area for convective cooling and reduce the I²R losses.
4. Use multiple vias as interconnect between layers for high current nodes.
5. Fill unused areas/layers with copper. This will help increase the board's total thermal mass.
6. Use thickest allowable copper (1oz to 2oz), especially on outer layers.




Figure 1 - Both Views from Top

Via Interconnects

Use vias wherever possible for both electrical and thermal purposes. Standard vias can be used throughout the PCB design, but via type and placement around and underneath the *i*POWIR block requires special attention. The following describes how to optimize the use of vias for an *i*POWIR block in a PCB design.

Via Types

Two types of vias used in PCB design are discussed in this application note (see Figure 2).

- A. Example **A** shows an untented via with an exposed capture land. Do not use this type of via underneath the *i*POWIR block. The exposed metal opening will allow solder to wick down the via barrel from the solder ball, causing the solder ball to lose its structure. Furthermore when placing this type of via around the perimeter of the *i*POWIR block, there needs to be a minimum of 12 mils of solder mask from the via opening to the nearest solder ball opening.
- B. Example **B** shows a standard tented via. Solder mask is used to cover both the via hole and land capture. This type of via is allowed underneath and around the *i*POWIR block. Placement is the only critical issue, which is discussed later in this application note.

Via Placement

Use only example **B** style vias during the placement. Center the via between the footprint pad of four solder balls with the same node (see Figure 3). Repeat this throughout the footprint area of the common-node solder balls. Vias should also be placed around the perimeter of the *i*POWIR block.

Side View




Figure 2

A via with a 25mil capture land is the maximum size allowed between the solder ball pads for a 31.5mil solder ball pitch. The via drill hole size for 25mil capture land is typically 13mils or smaller.

Preview the top solder mask layer with a Gerber or Cad viewer. Verify the solder mask layer area underneath the *i*POWIR block shows only the solder ball openings and not the via capture opening (see Figure 3).

Final PCB

Figure 4 shows a typical pcb stack-up for an *i*POWIR solution. Applying all the design tips described earlier creates a heat sink for the *i*POWIR block through the PCB. Heat generated by the *i*POWIR block will conduct through the solder balls and down onto the top layer of the system board.




Figure 3 – Both Views from Top

A proper PCB design will then spread the heat throughout the top layer, down through the vias, spread to mid & bottom layers, and finally spread throughout the substrate core (see Figure 5).





Figure 5

Summary

iPOWIR technology products dissipate most of their heat through the PCB connection. Very little is dissipated through the top of the device. A properly designed PCB will minimize the I^2R losses and act as a heat sink for the iPOWIR block to provide optimal thermal and electrical performance.



Notes

1. This 3-D sketch is for conceptual use only and should not be used for detailed PCB layout. Refer to individual product data sheets for actual pin-out and foot-print recommendations.

2. V_{in} , PGND, and V_{sw} pads are shown extending outside the perimeter of the iPOWIR block to maximize heat transfer.

Figure 4

¹ Refer to AN-1028 “Recommended Design, Integration, and Rework Guidelines for International Rectifier’s iPOWIR™ technology BGA Packages” application note for further detailed information on footprint and mounting instructions.

² Refer to AN-1030 “Applying iPOWIR™ products in your thermal environment” application note for further detailed information on thermal characterizing your PCB.

³ High current nodes: 1) Voltage input node (V_{in}); 2) Switching node (V_{sw}); 3) Power ground node (P_{GND})