

# IRHLUC7670Z4

PD-97268E

# Radiation Hardened Logic Level Power MOSFETs Surface Mount (LCC-6) 60V Dual 1N & 1P, R7 Technology

#### **Features**

- 5V CMOS and TTL compatible
- Low R<sub>DS(on)</sub>
- Single event effect (SEE) hardened
- Fast switching
- Low total gate charge
- Simple drive requirements
- Hermetically sealed
- Light weight
- Surface mount
- ESD rating: Class 0B per MIL-STD-750, Method 1020

## **Potential Applications**

- DC-DC converter
- Motor drives

#### **Product Validation**

Qualified according to MIL-PRF-19500 for space applications

# **Description**

IR HiRel R7 Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity. The device is ideal when used to interface directly with most logic gates, linear IC's, micro-controllers, and other device types that operate from a 3.3-5V source. It may also be used to increase the output current of a PWM, voltage comparator or an operational amplifier where the logic level drive signal is available.

# **Ordering Information**

Table 1 Ordering options

i abic I Oracii	able 1 Ordering options										
Part number	Package	Screening Level	TID Level								
IRHLUC7670Z4	LCC-6	COTS	100 krad(Si)								
IRHLUC7670Z4SCS	LCC-6	S-Level	100 krad(Si)								
IRHLUC7630Z4	LCC-6	COTS	300 krad(Si)								

### **Product Summary**

- BV<sub>pss</sub>: ± 60V
- I<sub>D</sub>: 0.89A (N-Ch), -0.65A (P-Ch)
- $R_{DS(on), max}$ :  $0.75\Omega$  (N-Ch),  $1.6\Omega$  (P-Ch)
- **Q**<sub>G, max</sub>: 3.6nC (N-Ch), 3.6nC (P-Ch)



## IRHLUC7670Z4



## Radiation Hardened Logic Level Power MOSFET Surface-Mount (LCC-6)

### **Table of contents**

## **Table of contents**

Pote	ntial Applications	1
Prod	uct Validation	1
Desci	ription	1
	ring Information	
	e of contents	
1	Absolute Maximum Ratings	
2	Device Characteristics	
2.1	Electrical Characteristics (Pre-Irradiation-N channel)	
2.2	Electrical Characteristics (Pre-Irradiation P-channel)	
2.3	Source-Drain Diode Ratings and Characteristics (Pre-Irradiation N-channel)	6
2.4	Thermal Characteristics (N channel)	6
2.5	Radiation Characteristics (N channel)	6
2.5.1	Electrical Characteristics — Post Total Dose Irradiation (N channel)	6
2.6	Source-Drain Diode Ratings and Characteristics (Pre-Irradiation P-channel)	7
2.7	Thermal Characteristics (P channel)	7
2.8	Radiation Characteristics (P channel)	7
2.8.1	Electrical Characteristics — Post Total Dose Irradiation (P channel)	7
2.8.2	Single Event Effects — Safe Operating Area (N channel)	8
2.8.3	Single Event Effects — Safe Operating Area (P channel)	9
3	Electrical Characteristics Curves (Pre-Irradiation N-channel)	10
4	Electrical Characteristics Curves (Pre-Irradiation P-channel)	14
5	Test Circuits (Pre-Irradiation N-channel)	18
6	Test Circuits (Pre-Irradiation P-channel)	19
7	Package Outline	20
Revis	sion history	





**Absolute Maximum Ratings** 

# 1 Absolute Maximum Ratings

 Table 2
 Absolute Maximum Ratings (Pre-Irradiation)

Symbol	Parameter	N-Channel	P-Channel	Unit
$I_{D1}$ @ $V_{GS} = \pm 4.5V$ , $T_{C} = 25$ °C	Continuous Drain Current	0.89	-0.65	Α
$I_{D2}$ @ $V_{GS}$ = ±4.5V, $T_{C}$ = 100°C	Continuous Drain Current	0.56	-0.41	Α
$I_{DM}$ @ $T_C = 25^{\circ}C$	Pulsed Drain Current <sup>1</sup>	3.56	-2.6	Α
$P_D$ @ $T_C = 25^{\circ}C$	Maximum Power Dissipation	1.0	1.0	W
	Linear Derating Factor	0.01	0.01	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 10	± 10	V
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>2</sup> , <sup>3</sup>	20	34	mJ
l <sub>AR</sub>	Avalanche Current <sup>1</sup>	0.89	-0.65	Α
E <sub>AR</sub>	Repetitive Avalanche Energy <sup>1</sup>	0.1	0.1	mJ
dv/dt	Peak Diode Reverse Recovery 4,5	4.7	-5.6	V/ns
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to +150		°C
	Lead Temperature	300 (f	or 5s)	
	Weight	0.2 (Ty	pical)	g

<sup>&</sup>lt;sup>1</sup> Repetitive Rating; Pulse width limited by maximum junction temperature.

 $<sup>^2</sup>$  V<sub>DD</sub> = 25V, starting T<sub>J</sub> = 25°C, L = 50.4mH, Peak I<sub>L</sub> = 0.89A, V<sub>GS</sub> = 10V

 $<sup>^3</sup>$  V<sub>DD</sub> = -25V, starting T<sub>J</sub> = 25°C, L = 161mH, Peak I<sub>L</sub> = -0.65A, V<sub>GS</sub> = -10V

 $<sup>^4</sup>$   $I_{SD} \leq~0.89 A,\, di/dt \leq 200 A/\mu s,\, V_{DD} \leq 60 V,\, T_{J} \leq 150 ^{\circ} C$ 

 $<sup>^5</sup>$   $I_{SD} \leq$  -0.65A,  $di/dt \leq$  -150A/ $\mu s, \, V_{DD} \leq$  -60V,  $T_J \leq$  150°C





#### **Device Characteristics**

## 2 Device Characteristics

## 2.1 Electrical Characteristics (Pre-Irradiation-N channel)

Table 3 Static and Dynamic Electrical Characteristic @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	60	1	_	V	$V_{GS} = 0V, I_D = 250 \mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	_	0.07	_	V/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	_	ı	0.75	Ω	$V_{GS} = 4.5V$ , $I_{D2} = 0.56A$ <sup>1</sup>
$V_{GS(th)}$	Gate Threshold Voltage	1.0	1	2.0	V	V -V I -250A
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	_	-4.5	_	mV/°C	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
Gfs	Forward Transconductance	1.1	_	_	S	$V_{DS} = 15V$ , $I_{D2} = -0.56A^{1}$
	Zana Cata Valta da Busin Comunit	_	_	1.0		$V_{DS} = 48V, V_{GS} = 0V$
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	_	_	10	μΑ	$V_{DS} = 48V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Leakage Forward	_	_	100	0	V <sub>GS</sub> = 10V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	_	_	-100	nA	V <sub>GS</sub> = -10V
Q <sub>G</sub>	Total Gate Charge	_	_	3.6		I <sub>D1</sub> = 0.89A
Q <sub>GS</sub>	Gate-to-Source Charge	_	_	1.5	nC	$V_{DS} = 30V$
$Q_{\sf GD}$	Gate-to-Drain ('Miller') Charge	_	_	1.8		$V_{GS} = 4.5V$
t <sub>d(on)</sub>	Turn-On Delay Time	_	_	8.0		I <sub>D1</sub> = 0.89A **
t <sub>r</sub>	Rise Time	_	_	15		$V_{DD} = 30V$
t <sub>d(off)</sub>	Turn-Off Delay Time	_	_	30	ns	$R_G = 24\Omega$
t <sub>f</sub>	Fall Time	_	_	12		$V_{GS} = 5.0V$
L <sub>s</sub> +L <sub>D</sub>	Total Inductance	_	33	_	nH	Measured from center of Drain pad to center of Source pad
C <sub>iss</sub>	Input Capacitance	_	145	_		$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance	_	43	_	рF	$V_{DS} = -25V$
C <sub>rss</sub>	Reverse Transfer Capacitance	_	2.5	_		f = 1.0MHz
R <sub>G</sub>	Gate Resistance	_	9.5	_	Ω	f = 1.0MHz, open drain

<sup>\*\*</sup> Switching speed maximum limits are based on manufacturing test equipment and capability.

.

 $<sup>^1</sup>$  Pulse width  $\leq$  300  $\mu s;$  Duty Cycle  $\leq$  2%





#### **Device Characteristics**

## 2.2 Electrical Characteristics (Pre-Irradiation P-channel)

Table 4 Static and Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-60	_	_	V	$V_{GS} = 0V$ , $I_D = -250 \mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	_	-0.06	_	V/°C	Reference to 25°C, I <sub>D</sub> = -1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	_	_	1.6	Ω	$V_{GS} = -4.5V$ , $I_{D2} = -0.41A^{1}$
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	_	-2.0	V	V V I 250 A
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	_	3.6	_	mV/°C	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$
Gfs	Forward Transconductance	0.6	_	_	S	$V_{DS} = -15V$ , $I_{D2} = -0.41A^{1}$
	Zana Cata Valta an Busin Comment	_	_	-1.0		$V_{DS} = -48V, V_{GS} = 0V$
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		_	-20	μΑ	$V_{DS} = -48V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Leakage Forward	_	_	-100	^	V <sub>GS</sub> = -10V
$I_{GSS}$	Gate-to-Source Leakage Reverse	_	_	100	nA	V <sub>GS</sub> = 10V
Q <sub>G</sub>	Total Gate Charge	_	_	3.6		I <sub>D1</sub> = -0.65A
$Q_{GS}$	Gate-to-Source Charge	_	_	1.5	nC	$V_{DS} = -30V$
$Q_{GD}$	Gate-to-Drain ('Miller') Charge	_	_	1.8		$V_{GS} = -4.5V$
t <sub>d(on)</sub>	Turn-On Delay Time	_	_	23		I <sub>D1</sub> = -0.65A **
t <sub>r</sub>	Rise Time	_	_	22	]	$V_{DD} = -30V$
$t_{d(off)}$	Turn-Off Delay Time	_	_	32	ns	$R_G = 24\Omega$
t <sub>f</sub>	Fall Time	_	_	26		$V_{GS} = -5.0V$
L <sub>s</sub> +L <sub>D</sub>	Total Inductance	_	33	_	nH	Measured from center of Drain pad to center of Source pad
C <sub>iss</sub>	Input Capacitance		147	_		V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	_	46	_	рF	$V_{DS} = -25V$
C <sub>rss</sub>	Reverse Transfer Capacitance	_	8.1	_	1	f = 1.0 MHz
R <sub>G</sub>	Gate Resistance	_	52	_	Ω	f = 1.0MHz, open drain

<sup>\*\*</sup> Switching speed maximum limits are based on manufacturing test equipment and capability

\_

 $<sup>^1</sup>$  Pulse width  $\leq$  300  $\mu s;$  Duty Cycle  $\leq$  2%

#### Radiation Hardened Logic Level Power MOSFET Surface-Mount (LCC-6)



#### **Device Characteristics**

### 2.3 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation N-channel)

#### Table 5 Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	<b>Test Conditions</b>	
Is	Continuous Source Current (Body Diode)	_	_	0.89	Α		
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>1</sup>	_	_	3.56	Α		
$V_{SD}$	Diode Forward Voltage	_	1	1.2	V	$T_J = 25$ °C, $I_S = 0.89A$ , $V_{GS} = 0V^{-2}$	
t <sub>rr</sub>	Reverse Recovery Time	_	_	65	ns	$T_J = 25$ °C, $I_F = 0.89$ A, $V_{DD} \le 25$ V	
Qrr	Reverse Recovery Charge	_	_	67	nC	$di/dt = 100A/\mu s^{-2}$	
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )					

## 2.4 Thermal Characteristics (N channel)

Table 6 Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Unit
$R_{\theta JA}$	Junction-to-Ambient	_	_	125	°C/W
$R_{\theta JL}$	Junction-to-Lead	_	_	40	C/VV

## 2.5 Radiation Characteristics (N channel)

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

## 2.5.1 Electrical Characteristics — Post Total Dose Irradiation (N channel)

Table 7 Electrical Characteristics @ T<sub>J</sub> = 25°C, Post Total Dose Irradiation <sup>3, 4</sup>

C	Barra wa aka w	Up to 300	krad (Si)⁵	11	T	
Symbol	Parameter	Min.	Max.	Unit	Test Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	60	_	V	$V_{GS} = 0V, I_D = 250 \mu A$	
$V_{GS(th)}$	Gate Threshold Voltage	1.0	2.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	_	100	A	V <sub>GS</sub> = 10V	
	Gate-to-Source Leakage Reverse	_	-100	nA	V <sub>GS</sub> = -10V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	_	1.0	μΑ	$V_{DS} = 48V, V_{GS} = 0V$	
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (TO-39) <sup>2</sup>	_	0.65	Ω	$V_{GS} = 4.5V, I_{D2} = 0.56A$	
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (LCC-6) <sup>2</sup>	_	0.75	Ω	$V_{GS} = 4.5V$ , $I_{D2} = 0.56A$	
$\overline{V_{SD}}$	Diode Forward Voltage	_	1.2	V	$V_{GS} = 0V, I_F = 0.89A$	

6 of 22

<sup>&</sup>lt;sup>1</sup> Repetitive Rating; Pulse width limited by maximum junction temperature.

 $<sup>^2</sup>$  Pulse width  $\leq$  300  $\mu$ s; Duty Cycle  $\leq$  2%

<sup>&</sup>lt;sup>3</sup> Total Dose Irradiation with V<sub>GS</sub> Bias. V<sub>GS</sub> = 10V applied and V<sub>DS</sub> = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

 $<sup>^4</sup>$  Total Dose Irradiation with V<sub>DS</sub> Bias. V<sub>DS</sub> = 48V applied and V<sub>GS</sub> = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

<sup>&</sup>lt;sup>5</sup> Part numbers: IRHLUC7670Z4 and IRHLUC7630Z4

#### Radiation Hardened Logic Level Power MOSFET Surface-Mount (LCC-6)



#### **Device Characteristics**

### 2.6 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation P-channel)

#### Table 8 Source-Drain Diode Characteristics

Symbol	Parameter		Parameter   Min		Parameter Min. Typ.		Max.	Unit	Test Conditions
Is	Continuous Source Current (Body Diode)	_	_	-0.65	Α				
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>1</sup>	_	_	-2.6	Α				
$V_{SD}$	Diode Forward Voltage	_	_	-5.0	V	$T_J = 25$ °C, $I_S = -0.65A$ , $V_{GS} = 0V^{-2}$			
t <sub>rr</sub>	Reverse Recovery Time	_	_	35	ns	$T_J = 25^{\circ}C$ , $I_F = -0.65A$ , $V_{DD} \le -25V$			
Qrr	Reverse Recovery Charge	_	_	9.8	nC	$di/dt = -100A/\mu s^{-2}$			
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )							

## 2.7 Thermal Characteristics (P channel)

Table 9 Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Unit
$R_{\theta JA}$	Junction-to-Ambient	_	_	125	°C/W
$R_{\theta JL}$	Junction-to-Lead	_	_	40	C/VV

## 2.8 Radiation Characteristics (P channel)

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

## 2.8.1 Electrical Characteristics — Post Total Dose Irradiation (P channel)

Table 10 Electrical Characteristics @ T<sub>J</sub> = 25°C, Post Total Dose Irradiation <sup>3, 4</sup>

C	Barrary at an	Up to 300	krad (Si)⁵	11	T 6	
Symbol	Parameter	Min.	Max.	Unit	Test Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-60	_	V	$V_{GS} = 0V, I_{D} = -250 \mu A$	
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	-2.0	V	$V_{DS} = V_{GS}$ , $I_{D} = -250 \mu A$	
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	_	-100	Λ	V <sub>GS</sub> = -10V	
	Gate-to-Source Leakage Reverse	_	100	nA	V <sub>GS</sub> = 10V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	_	-1.0	μΑ	$V_{DS} = -48V, V_{GS} = 0V$	
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (TO-39) <sup>2</sup>	_	1.4	Ω	$V_{GS} = -4.5V$ , $I_{D2} = -0.41A$	
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (LCC-6) <sup>2</sup>	_	1.6	Ω	$V_{GS} = -4.5V$ , $I_{D2} = -0.41A$	
$\overline{V_{SD}}$	Diode Forward Voltage	_	-5.0	V	$V_{GS} = 0V, I_F = -0.65A$	

7 of 22

<sup>&</sup>lt;sup>1</sup> Repetitive Rating; Pulse width limited by maximum junction temperature.

 $<sup>^2</sup>$  Pulse width  $\leq$  300  $\mu$ s; Duty Cycle  $\leq$  2%

<sup>&</sup>lt;sup>3</sup> Total Dose Irradiation with V<sub>GS</sub> Bias. V<sub>GS</sub> = -10V applied and V<sub>DS</sub> = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

<sup>&</sup>lt;sup>4</sup> Total Dose Irradiation with V<sub>DS</sub> Bias. V<sub>DS</sub> = -48V applied and V<sub>GS</sub> = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

<sup>&</sup>lt;sup>5</sup> Part numbers: IRHLUC7670Z4 and IRHLUC7630Z4





**Device Characteristics** 

## 2.8.2 Single Event Effects — Safe Operating Area (N channel)

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

Table 11 Typical Single Event Effects Safe Operating Area

LET	Energy	Range	V <sub>DS</sub> (V)						
(MeV·cm²/mg)	(MeV)	(μm)	$V_{GS} = 0V$	V <sub>GS</sub> = -2V	$V_{GS} = -3V$	V <sub>GS</sub> = -4V	$V_{GS} = -5V$	V <sub>GS</sub> = -6V	
38.1	358	43.9	60	60	60	60	60	60	
60.9	659	54	60	60	60	60	60	_	
90.7	1375	75.4	60	60	_	_	_	_	




Figure 1 Typical Single Event Effect, Safe Operating Area





**Device Characteristics** 

## 2.8.3 Single Event Effects — Safe Operating Area (P channel)

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

Table 12 Typical Single Event Effects Safe Operating Area

LET	Energy	Range		V <sub>DS</sub> (V)				
(MeV·cm²/mg)	(MeV)	(μm)	$V_{GS} = 0V$	V <sub>GS</sub> = 2V	V <sub>GS</sub> = 4V	V <sub>GS</sub> = 5V	V <sub>GS</sub> = 6V	V <sub>GS</sub> = 7V
38 ± 5%	300 ± 7.5%	38 ± 7.5%	-60	-60	-60	-60	-60	-50
62 ± 5%	355 ± 7.5%	33 ± 7.5%	-60	-60	-60	-60	-60	_
85 ± 5%	380 ± 7.5%	29 ± 7.5%	-60	-60	-60	-60	_	_




Figure 2 Worst Case Single Event Effect, Safe Operating Area






Figure 3 Typical Output Characteristics Figure 4 Typical Output Characteristics




Figure 5 Typical Transfer Characteristics Figure 6 Normalized On-Resistance Vs.

Temperature








Figure 7 Typical On-Resistance Vs. Gate Voltage

Figure 8 Typical On-Resistance Vs.

Drain Current




Figure 9 Typical Drain-to-Source Breakdown Voltage Vs. Temperature

Figure 10 Typical Threshold Voltage Vs.
Temperature








Figure 11 Typical Capacitance Vs.

Drain-to-Source Voltage

Figure 12 Gate-to-Source Voltage Vs.
Typical Gate Charge




Figure 13 Typical Source-Drain Current Vs.
Diode Forward Voltage

Figure 14 Maximum Drain Current Vs. Case Temperature






Figure 15 Maximum Safe Operating Area

Figure 16 Maximum Avalanche Energy Vs.
Junction Temperature




Figure 17 Maximum Effective Transient Thermal Impedance, Junction-to-Ambient






Figure 18 Typical Output Characteristics Figure 19 Typical Output Characteristics




Figure 20 Typical Transfer Characteristics Figure 21 Normalized On-Resistance Vs.

Temperature








Figure 22 Typical On-Resistance Vs.
Gate Voltage

Figure 23 Typical On-Resistance Vs.

Drain Current




Figure 24 Typical Drain-to-Source Breakdown Voltage Vs. Temperature

Figure 25 Typical Threshold Voltage Vs.
Temperature








Figure 26 Typical Capacitance Vs.

Drain-to-Source Voltage

Figure 27 Gate-to-Source Voltage Vs.
Typical Gate Charge




Figure 28 Typical Source-Drain Current Vs.
Diode Forward Voltage

Figure 29 Maximum Drain Current Vs. Case Temperature








Figure 30 Maximum Safe Operating Area

Figure 31 Maximum Avalanche Energy Vs.
Junction Temperature




Figure 32 Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



**Test Circuits (Pre-Irradiation N-channel)** 

# **5** Test Circuits (Pre-Irradiation N-channel)




Figure 33 Gate Charge Test Circuit

Figure 34 Gate Charge Waveform




Figure 35 Unclamped Inductive Test Circuit

Figure 36 Unclamped Inductive Waveform




Figure 37 Switching Time Test Circuit

Figure 38 Switching Time Waveforms



**Test Circuits (Pre-Irradiation P-channel)** 

# **Test Circuits (Pre-Irradiation P-channel)**




Figure 39 Gate Charge Test Circuit

Figure 40 Gate Charge Waveform




Figure 41 Unclamped Inductive Test Circuit

Figure 42 Unclamped Inductive Waveform




Figure 43 Switching Time Test Circuit

Figure 44 Switching Time Waveforms

### IRHLUC7670Z4






**Package Outline** 

# 7 Package Outline

Note: For the most updated package outline, please see the website: LCC-6



## IRHLUC7670Z4

## Radiation Hardened Logic Level Power MOSFET Surface-Mount (LCC-6)



**Revision history** 

# **Revision history**

Document version	Date of release	Description of changes	
	03/26/2008	Datasheet (PD-94268)	
Rev A	10/20/2010	Updated swtchtime	
Rev B	02/13/2019	Updated based on ECN-1120_05818	
Rev C	02/28/2019	Updated based on ECN-1120_06911	
Rev D	08/13/2019	Updated based on ECN-1120_07306	
Rev E	08/12/2022	Updated based on ECN-1120_09174	

#### **Trademarks**

All referenced product or service names and trademarks are the property of t2022-08-12

Edition 2022-08-12

**Published by** 

International Rectifier HiRel Products, Inc.

An Infineon Technologies company
E2022E \@ "yyyy" \\* MERGEFORMAT
2022 Infineon Technologies AG.
All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.