


IRF740LCPbF

HEXFET® Power MOSFET

- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30V V_{GS} Rating
- Reduced C_{iss} , C_{oss} , C_{rss}
- Extremely High Frequency Operation
- Repetitive Avalanche Rated
- Lead-Free




$V_{DSS} = 400V$
$R_{DS(on)} = 0.55\Omega$
$I_D = 10A$

Description

This new series of Low Charge HEXFETs achieve significantly lower gate charge over conventional MOSFETs. Utilizing the new LCDMOS technology, the device improvements are achieved without added product cost, allowing for reduced gate drive requirements and total system savings. In addition, reduced switching losses and improved efficiency are achievable in a variety of high frequency applications. Frequencies of a few MHz at high current are possible using the new Low Charge MOSFETs.

These device improvements combined with the proven ruggedness and reliability that are characteristic of HEXFETs offer the designer a new standard in power transistors for switching applications.



Absolute Maximum Ratings

Parameter	Max.	Units
I_D @ $T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	10
I_D @ $T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	6.3
I_{DM}	Pulsed Drain Current ①	32
P_D @ $T_C = 25^\circ C$	Power Dissipation	125
	Linear Derating Factor	1.0
V_{GS}	Gate-to-Source Voltage	± 30
E_{AS}	Single Pulse Avalanche Energy ②	520
I_{AR}	Avalanche Current ③	10
E_{AR}	Repetitive Avalanche Energy ④	13
dv/dt	Peak Diode Recovery dv/dt ⑤	4.0
T_J	Operating Junction and	-55 to +150
T_{STG}	Storage Temperature Range	
	Soldering Temperature, for 10 seconds *	300 (1.6mm from case)
	Mounting Torque, 6-32 or M3 screw	10 lbf.in (1.1 N.m)

Thermal Resistance

Parameter	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	1.0	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	$^{\circ}C/W$
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
V _{(BR)DSS}	400	—	—	V	V _{GS} =0V, I _D =250μA
ΔV _{(BR)DSS} /ΔT _J	—	0.76	—	V/°C	Reference to 25°C, I _D =1mA
R _{(DS(on))}	—	—	0.55	Ω	V _{GS} =10V, I _D =6.0A ④
V _{GS(th)}	2.0	—	4.0	V	V _{DS} =V _{GS} , I _D =250μA
g _{fs}	3.0	—	—	S	V _{DS} =50V, I _D =6.0A ④
I _{DSS}	—	—	25	μA	V _{DS} =400V, V _{GS} =0V
I _{DSS}	—	—	250	μA	V _{DS} =320V, V _{GS} =0V, T _J =125°C
I _{GSS}	—	—	100	nA	V _{GS} =20V
I _{GSS}	—	—	-100	nA	V _{GS} =-20V
Q _G	—	—	39	nC	I _D =10A
Q _{GS}	—	—	10	nC	V _{DS} =320V
Q _{GD}	—	—	19	nC	V _{GS} =10V See Fig. 6 and 13 ④
t _{d(on)}	—	11	—	ns	V _{DD} =200V
t _r	—	31	—	ns	I _D =10A
t _{d(off)}	—	25	—	ns	R _G =9.1Ω
t _f	—	20	—	ns	R _D =20Ω See Figure 10 ④
L _D	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L _S	—	7.5	—	nH	
C _{iss}	—	1100	—	pF	V _{DS} =0V
C _{oss}	—	190	—	pF	V _{DS} =25V
C _{rss}	—	18	—	pF	f=1.0MHz See Figure 5

Source-Drain Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S	—	—	10	A	MOSFET symbol showing the integral reverse p-n junction diode.
I _{SM}	—	—	32	A	
V _{SD}	—	—	2.0	V	T _J =25°C, I _S =10A, V _{GS} =0V ④
t _{rr}	—	380	570	ns	T _J =25°C, I _F =10A
Q _{rr}	—	2.8	4.2	μC	di/dt=100A/μs ④
t _{or}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

② V_{DD}=50V, starting T_J=25°C, L=9.1mH R_G=25Ω, I_{AS}=10A (See Figure 12)

③ I_{DS}≤10A, di/dts120A/μs, V_{DS}≤V_{(BR)DSS}, T_J≤150°C

④ Pulse width ≤ 300 μs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics,
 $T_c=25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_c=150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit



Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit

Appendix B: Package Outline Mechanical Drawing

Appendix A

Peak Diode Recovery dv/dt Test Circuit

Fig 14. For N-Channel HEXFETs





* $V_{GS} = 5V$ for Logic Level Devices

IRF740LCPbF



TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



LEAD ASSIGNMENTS


HEXFET	IGBTs, CoPACK
1- GATE	1- GATE
2- DRAIN	2- COLLECTOR
3- SOURCE	3- EMITTER
4- DRAIN	4- COLLECTOR

NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION : INCH
- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
 LOT CODE 1789
 ASSEMBLED ON WW 19, 1997
 IN THE ASSEMBLY LINE "C"
Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.12/03

www.irf.com

Note: For the most current drawings please refer to the IR website at:
<http://www.irf.com/package/>