

UART_DMA_Transfer_1

for KIT_AURIX_TC397_TFT

UART data transfer via DMA

AURIX™ TC3xx Microcontroller Training
V1.0.2



[Please read the Important Notice and Warnings at the end of this document](#)


Scope of work

The DMA module is used to transfer data received from the UART to Distributed Local Memory Unit (DLMU) RAM of CPU0.

The CPU sends a message via UART in loopback mode. When it receives the message back, it triggers an interrupt which starts the data transfer via DMA.

Introduction

- › The **Direct Memory Access (DMA)** transfers data from data source locations to data destination locations without intervention of the CPU or other on-chip devices
- › A DMA channel performs **transactions**. One transaction is made of **transfers**. One transfer is made of up to 16 **moves**. This structure divides the data into several parts and increases the application's efficiency




- › A transaction can be interrupted, however once a transfer is started, it cannot be interrupted
- › Any DMA move engine can service a DMA request **from any of the 128 DMA channels**. Channel 127 has the highest priority
- › DMA requests can be triggered by Hardware or Software

Introduction

- › The **Asynchronous/Synchronous Interface (ASCLIN)** module provides asynchronous serial communication with external devices, using data-in and data-out signals only
- › For test purposes in this example, the transmit pin (TX) and receive pin (RX) can be shorted internally on-chip (loopback mode)

Hardware setup

This code example has been developed for the board KIT_A2G_TC397_5V_TFT.



TX/RX UART

Ground

	X102		
P14.5	40	39	P14.4
P33.10	38	37	P20.9
P15.7	36	35	P15.6
P15.5	34	33	P15.4
P15.3	32	31	P15.2
P22.3	30	29	P22.2
P22.1	28	27	P22.0
P33.11	26	25	P23.4
P23.3	24	23	P23.2
P23.1	22	21	P23.0
P33.6	20	19	P33.8
P33.12	18	17	P33.1
P33.2	16	15	P33.3
P33.4	14	13	P33.5
AN0	12	11	AN8
AN2	10	9	AN3
AN11	8	7	AN13
AN20	6	5	AN21
GND	4	3	GND
V_UC	2	1	VCC_IN

Implementation

The example works as follows:


1. The CPU sends a character string (12-bytes) on the UART Tx: “Hello World!”
2. Via the loopback (Tx-Rx shorted internally), the **Asclin Rx interrupt** is triggered
3. The interrupt enables the reception of the data and therefore calls the DMA to transfer it to the DLMU0

Implementation

Configuration of the DMA

In this example, a **12-byte message**, which is a **sequence of twelve 8-bit characters**, needs to be transferred.

Twelve transactions composed of **one transfer** made of one **8-bit word move** is then a possible solution. All this can be achieved with a **single DMA channel**, here channel 12.



Implementation

Configuration of the DMA

The needed iLLD functions for DMA configuration are called from *init_dma()*:

1. *IfxDma_Dma_initModuleConfig()* generates the default module configuration
2. *IfxDma_Dma_initModule()* initializes the DMA module with the defined parameters
3. *IfxDma_Dma_initChannelConfig()* generates the default channel configuration

The following parameters can be then defined at this point:

- **channelId**: 12
- **transferCount** (number of transfer per transaction): 1
- **moveSize**: 8-bit
- **blockMode** (number of move per transfer): 1
- **requestMode**: Complete a full transaction on request
- **source/destinationAddress**: Set the source and destination memory locations
- **source/destinationCircularBufferEnabled**: Define if the address is fixed or should be incremented

For more detailed information, please check the source code.

4. *IfxDma_Dma_initChannel()* initializes the channel with the defined parameters

Implementation

Configuration of the UART

The initialization of the UART communication is done via the function ***init_asclin_uart()***, which contains:

1. The iLLDs function ***lfxAsclin_Asc_initModuleConfig()*** generates the default configuration. This configuration is then modified with the needed parameters:
 - The priority levels of the Rx and Tx interrupts are defined through the ***interrupt.txPriority*** and ***interrupt.rxPriority*** parameters
 - The Rx and Tx pins are defined in this function
 - The Interrupt Service Provider is defined by the ***interrupt.typeOfService*** parameter. The defined ISR is **CPU0** for both Tx and Rx since the iLLD only has one parameter
2. The ***lfxAsclin_Asc_initModule()*** function is called to initialize the module with the defined parameters
3. The Service Provider is therefore manually modified for the Rx interrupt, in order to assign it to the DMA


The transmission of data is triggered by the function ***send_data()***: calls the iLLDs function ***lfxAsclin_Asc_write()*** which sends the data, specified in the parameters, over the UART Tx.

Note: The ***lfxAsclin_Asc_read()*** iLLDs function is not used, because there is no need to copy the received data in a global variable. As soon as received, the data is directly transferred to the DLMU0 via DMA.


Run and Test

After code compilation and flashing the device, perform the following steps:

- › Connect the board to the PC
- › Run the code
- › Add the DLMU0 address (0x90000000) to the memory window
- › Check using the debugger:
 - The message has been properly copied in the DLMU0



- As expected, 12 transactions were needed to transfer the message



References



- › AURIX™ Development Studio is available online:
- › <https://www.infineon.com/aurixdevelopmentstudio>
- › Use the „*Import...*“ function to get access to more code examples.



- › More code examples can be found on the GIT repository:
- › https://github.com/Infineon/AURIX_code_examples



- › For additional trainings, visit our webpage:
- › <https://www.infineon.com/aurix-expert-training>



- › For questions and support, use the AURIX™ Forum:
- › <https://www.infineonforums.com/forums/13-Aurix-Forum>

Revision history

Revision	Description of change
V1.0.2	Corrected mentions of LMURAM to DLMU0, changed accordingly the Abstract.
V1.0.1	Update of version to be in line with the code example's version
V1.0.0	Initial version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-03

Published by

Infineon Technologies AG
81726 Munich, Germany

© 2021 Infineon Technologies AG.
All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

UART_DMA_Transfer_1_KIT_TC397_TFT

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics (“Beschaffenheitsgarantie”).

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the product of Infineon Technologies in customer’s applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies’ products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.